Flexible In-Ga-Zn-O based circuits with two and three metal layers: simulation and fabrication study by Cantarella, G et al.
IEEE ELECTRON DEVICE LETTERS 1
Flexible In-Ga-Zn-O based circuits with two and
three metal layers: Simulation and Fabrication study
G. Cantarella, K. Ishida, Member, IEEE, L. Petti, Student Member, IEEE, N. Mu¨nzenrieder, Member, IEEE, T.
Meister, Member, IEEE, R. Shabanpour, C. Carta, Member, IEEE, F. Ellinger, Senior Member, IEEE G.
Tro¨ster, Senior Member, IEEE and G.A. Salvatore
Abstract—The quest for high-performance flexible circuits call
for scaling of the minimum feature size in Thin-Film Transistors
(TFTs). Although reduced channel lengths can guarantee an
improvement in the electrical properties of the devices, proper
design rules also play a crucial role to minimize parasitics when
designing fast circuits. In this letter, systematic Computer-Aided
Design (CAD) simulations have guided the fabrication of high-
performance flexible operational amplifiers (opamps) and logic
circuits based on Indium-Gallium-Zinc-Oxide (IGZO) TFTs. In
particular, the performance improvements due to the use of
an additional third metal layer for the interconnections has
been estimated for the first time. Encouraged by the simulated
enhancements resulting by the decreased parasitic resistances
and capacitances, both TFTs and circuits have been realized on
a free-standing 50 µm thick polymide foil using three metal layers.
Despite the thicker layer stack, the TFTs have shown mechanical
stability down to 5 mm bending radii. Moreover, the opamps and
the logic circuits have yielded improved electrical performance
with respect to the architecture with two metal layers: gain-
bandwidth-product (GBWP) increased by 16.9%, for the first
one, and propagation delay (tpd) decreased by 43%, for the
latter one.
Index Terms—Indium-Gallium-Zinc-Oxide, flexible electronics,
flexible circuits, Thin-Film Transistors (TFTs), metallization.
I. INTRODUCTION
S INCE several decades, the progress of modern electronicshas been linked to the scaling of the minimum feature
size. This results in higher integration density, improved per-
formance, and also in reduction of cost and dissipated power.
This trend does not only concern silicon technology, but it
also embraces flexible electronics. Here, the device scaling
is strongly limited by process constraints: low temperature
fabrication (Tmax < 200 ◦C), limited photolithography reso-
lution and substrate stability. Furthermore, to realize complex
flexible circuits, many other parameters should be taken into
account. From a design prospective, optimized layout (such
as short interconnection lines or multiple metal layers) are
required to reduce the parasitics (inductances, capacitances
and resistances) and thereby increase the circuit speed [1], [2].
From a technological point of view, digital logic requires low
threshold voltages VTH and subthreshold swing SS, which
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determine the minimum gate-source voltage at which the
transistor is in the on-state and the switching behavior of the
circuit, respectively. On the other hand, for radiofrequency
applications, a high cut-off frequency FC and subsequently a
large transconductance gm, are needed for high performances
[3], [4], [5], [6].
In this paper, we present the performance of two flexible
circuits, an opamp and a digital circuit for mechanical switch
control, based on amorphous Indium-Gallium-Zinc-Oxide (a-
IGZO) TFTs. Oxide semiconductors, and in particular amor-
phous a-IGZO, provide electron mobility µeff > 10 cm2/Vs
[7], well above the standard values obtained for organic
materials and amorphous-Si [8], [9]. After modeling all the
transistor parameters for DC and AC characteristics [10], we
studied the implementation of the two circuits using two
metals layers (1st metal: gate layer, 2nd metal: source, drain
and interconnections) and three metals (1st metal: gate layer,
2nd metal: source and drain, 3rd metal: interconnections)
for the first time (see Fig. 1a). Considering the decrease of
the parasitics (capacitance and resistance) and the consequent
improvement in the device performance in the latter case,
we fabricated these devices on a free-standing 50 µm thick
polymide foil. Despite the thicker layer stack, TFTs with three
metal layers show high mechanical stability down to radii of
5 mm. Moreover, as a proof of the more suitable design using
three metal layers, the opamp shows improvement of the gain-
bandwidth-product (GBWP) up to 16.9 %, whereas the logic
circuit exhibits an improvement of the propagation delay (tpd)
up to 43 %, with respect to a layout with only two metal layers.
II. DESIGN AND FABRICATION
The modeling of a-IGZO TFTs for circuit design is based on
our previous work [10]. As a first step, the device performance
was simulated using two and three metals layers (and same
layout) by Keysight ADS software and the parasitic capaci-
tances Cp and resistances Rp were extracted. Considering the
effective resistance of each metal layer (M1, Chromium as gate
metal: 1.08 x 10−6 Ω m; M2, Chromium/Gold/Chromium as
source and drain metal: 8.6 x 10−8 Ω m; M3, Titanium/Gold as
interconnection metal: 7.2 x 10−8 Ω m), their thicknesses (see
Fig. 1a), the relative permittivity and thickness of the Al2O3
dielectric layers (r ≈ 9.51 , thickness2Metals−layout = 25 nm,
thickness3Metals−layout = 25 nm + 80 nm = 105 nm ) and a
metal crossing of 40 µm x 40 µm, which is used for every wire
intersection, we extracted a parasitic capacitance Cp−2Metals
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Fig. 1. (a) Cross section of flexible circuits based on a-IGZO TFTs fabricated
with two metal layers and three metal layers on a free-standing 50 µm thick
polymide foil; the parasitic capacitances Cp (in the insets) are calculated for
both architectures; (b) transfer and (c) output characteristics of a three metals
architecture a-IGZO TFT while flat, bent to r = 5 mm and reflattened.
of 6.7 pF in the two metals structure and Cp−3Metals of 1.6 pF
for the three metal one (see Fig. 1a). As a consequence, the use
of an additional 80 nm thick Al2O3 passivation layer combined
with a third metal layer and considering same layouts in the
CAD simulations reduces the parasitic capacitance of each
wire crossing by 76 % and thereby the time constant RC,
which limits the circuit speed. To verify the results of the
above simulations, we fabricated TFTs and two circuits, an
opamp and a digital circuit, implementing the three metals
structure. The two layer process [11] is modified by depositing
the additional 80 nm thick Al2O3 layer (by a Picosun Sunale
R-150B Atomic Layer Deposition ALD), structuring the vias
by wet etching and depositing a third metallization layer of
Ti/Au (10/100 nm). The maximum process temperature is
150 ◦C and the total device thickness is 345 nm. Although
other materials, such as SiNx or SiOx, could guarantee lower
dielectric constants for the interconnections, we chose Al2O3
to guarantee a good interfacial quality between the semicon-
ductor and the second dielectric, as well as an high fabrication
compatibility with the layers underneath.
The IGZO TFTs were electrically characterized on free
standing polymide foil, showing a saturation mobility
of 17.38 cm2/Vs, a VTH of −1.04 V and SS equal to
0.137 V/dec. As proof of the unchanged electrical perfor-
mances of the IGZO TFTs, the extracted parameters are in
line with previous works where only two metal layers were
employed [11], [12]. Afterwards, the TFTs were mechanically
characterized at different bending radii. To investigate the
bendability of the TFTs with a three metal architecture, the
free standing polyimide foil tape was attached to a rod using
a double side tape (thickness ttape = 120 µm and Young’s
modulus Etape = 10 MPa). Transfer and output characteristics
of a TFT while flat, bent to a radius of 5 mm and then
reflattened are shown in Fig.1b and 1c. Using the model
developed in [13], the bending radius of 5 mm corresponds to
a tensile strain of 0.55 %. In this case, the minimum bending
radius depends rather on the substrate thickness (50 µm) than
on the device one (345 nm). As a result, the TFT stays
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Fig. 2. Operational amplifier fabricated with 13 a-IGZO TFTs. (a) Optical
micrograph with three metal layers (scale bar 400 µm) with the physi-
cal position of the extracted parasitic resistive and capacitive components;
(b) frequency response of the opamp in three different cases: simulated with
two metals, simulated with three metals and fabricated with three metals;
(c) summary of the amplifier performances for the three different cases. The
”Improvement” column refers to the parameter variation from two metals
simulated architecture to a three metals simulated one.
functional while bending parallel to the gate channel is applied,
with parameters variation similar to the two metals device
structure [11]. Furthermore, dynamic bending experiments
were performed to evaluate the TFT parameters variations.
Transfer and output characteristics have been measured at 0,
100, 250, 500 and 1000 cycles (not reported here) showing
no significant degradation and, consequently, high mechanical
stability, even in the case of a thicker device stack.
III. CIRCUITS
Fig. 2a shows the micrograph of the opamp. It consists of
13 a-IGZO based TFTs grouped in a differential pair at the
input, active loads in a pseudo-CMOS configuration and an
output stage. The parasitic capacitances Cp and resistances
Rp were extracted by the layouts and their values calculated
by Keysight ADS software. Moreover, their physical position
is shown in Fig. 2a. By choosing a layout with 40 µm wide
metal lines, the extracted parasitic capacitances and resis-
tances range from 1.6 pF (calculated for a minimum metal
crossing) to 28.1 pF and from 3.7 Ω to 194 Ω, respectively.
In this circuit, the origin of parasitic capacitances has to
be referred to interconnection lines and wire crossing, while
the parasitic resistances are due to internal metal paths in
the layout. The opamp fabricated with 3 metal layers is
characterized and its frequency response is shown in Fig. 2b.
As summarized in Fig. 2c, the extracted parameters are use-
fully exploiting the benefits of a third metallization layer in
combination with the thick passivation layer. In particular,
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the comparison of the simulations with two and three metals
(Fig. 2c, column ”Improvement”) highlights an increase of
the gain (+4.7 %), resulting by the decrease of the parasitic
resistance Rp, an enhancement of the bandwidth (+5.9 %),
due to the reduction of the dominant pole of the parasitic
Cp, and an improvement of GBWP (+16.9 %), affected by
both parasitic components. Moreover, the parameter extraction
for the experimental opamp shows results coherent with the
simulation. Apart for the gain (equal to 19.4 dB), cut-off
frequency Fc of 7 kHz and GBWP of 40 kHz show good
agreement with the simulated parameters. The effect of the
three metals architecture is further proved by the realization
of a digital circuit for mechanical switch control. It consists
of 32 TFTs forming 9 logic gates (4 inverters, 1 AND gate,
2 NOR gates and 2 S-R latches) (see Fig. 3a). The circuit
detects the state of each inputor (SW1, SW2, SW3 and SW4)
and holds the state at the output (Vol L and Vol H). Since
each interconnection line and wire crossing corresponds to
a parasitic capacitance, and also due to an higher device
complexity, the difference between two and three metal layers
is more evident. Indeed, improving the device architecture,
and consequently decreasing the parasitic capacitance Cp and
resistance Rp, has a strong impact on parameters, such as
rise time trise, fall time tfall and propagation delay tpd.
The output signals for the simulated device with two and
three metals and for the one realized with three metals, are
shown in Fig. 3b. The extrapolated values for the three metal
layers architecture are Cp−3Metals, ranging from 1.6 pF to
52.3 pF, and Rp−3Metals, from 1 Ω to 11.8 Ω. As summarized
in Fig. 3c, going from a two metal layer architecture to a
three metal layer one, the rising and falling times of the input
signals decrease by 36 % and 31 %, respectively. Similarly, the
propagation delays tpd (from high H to low L and from low
L to high H) exhibit a sensible decrease of 40 % and 43 %.
Apart for the tfall where the experimental value is affected
by process variations, the parameters extracted for the circuit
fabricated with three metal layers (trise and tpd from L to H
and from H to L, equal to 12 ns, 7.5 ns and 3 ns, respectively)
show good agreement with the simulated ones. The accuracy
of the model (namely the variance between the parameters
extracted by the simulated three metals architecture and the
experimental ones) is mainly due to the device complexity.
Passing from the operational amplifier (13 TFTs for a total
circuit area of 7.8 mm2) to the digital circuit (32 TFTs for
a total circuit area of 23.7 mm2), possible issues during the
fabrication can occur and increase the difference between the
simulated results and the experimental ones.
IV. CONCLUSION
To our best knowledge, we have shown the first study
on how proper circuit design rules combined with multiple
metallization can have a key role in the realization of fast
flexible thin-film circuits with high mechanical stability. After
simulating and estimating the parasitic components using two
metals or three metals structures, we have fabricated TFTs and
circuits with a thick passivation layer (Al2O3, 80 nm) and a
third metal layer (Ti/Au, 10/100 nm). Despite the thicker layer
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Fig. 3. Logic circuit for mechanical switch control: (a) optical picture and
schematic (in the inset) of the device with three metal layers (scale bar 300 µm)
with the position of the extracted parasitic resistive and capacitive components;
(b) time response of the circuit and (c) summary of the performances in
three different cases: simulated with two metals, simulated with three metals
and fabricated with three metals. The ”Improvement” column refers to the
parameter variation going from two metals simulated to a three metals
simulated architecture.
stack, the TFTs have shown unchanged mechanical stability
and capability to be electrically characterized down to 5 mm
bending radii (in static condition) and up to 1000 cycles (in dy-
namic condition). Moreover, the novelty of the fabrication and
characterization of an opamp and a logic circuit (implemented
with 13 and 32 a-IGZO TFTs, respectively) using three metal
layers have highlighted notable performance improvements. In
particular, by reducing the parasitics Cp and Rp, the opamp
shows an increase of the gain (+4.7 %), of the bandwidth
(+5.9 %), and of GBWP (+16.9 %), together with one of the
highest complexity ever achieved within similar circuits based
on metal oxide semiconductors [7]. Furthermore, the logic
circuit for mechanical switch control has been fabricated for
the first time on a flexible substrate and yields a reduction
in all the delays (average decrease in the order of 38 %).
Taking advantage of the high circuit complexity that can be
reached, these results pave the way to further boost the circuit
performance in the field of flexible electronics.
ACKNOWLEDGMENT
This study was supported by the SNF/DFG DACH FFlex-
Com project: Wireless Indium-Gallium-Zinc-Oxide Transmit-
ters and Devices on Mechanically Flexible Thin-Film Sub-
strates (WISDOM), SNF grant number 160347.
IEEE ELECTRON DEVICE LETTERS 4
REFERENCES
[1] S. J. Souri, K. Banerjee, A. Mehrotra, and K. C. Saraswat, “Multiple si
layer ics: Motivation, performance analysis, and design implications,” in
Proceedings of the 37th Annual Design Automation Conference. ACM,
2000, pp. 213–220.
[2] A. Vassighi, O. Semenov, M. Sachdev, A. Keshavarzi, and C. Hawkins,
“Cmos ic technology scaling and its impact on burn-in,” Device and
Materials Reliability, IEEE Transactions on, vol. 4, no. 2, pp. 208–221,
2004.
[3] F. Schwierz, “Graphene transistors,” Nature nanotechnology, vol. 5,
no. 7, pp. 487–496, 2010.
[4] W. M. Arden, “The international technology roadmap for semiconduc-
torsperspectives and challenges for the next 15 years,” Current Opinion
in Solid State and Materials Science, vol. 6, no. 5, pp. 371–377, 2002.
[5] J. P. Uyemura, CMOS logic circuit design. Springer Science & Business
Media, 1999.
[6] D. M. Binkley, “Tradeoffs and optimization in analog cmos design,”
in 2007 14th International Conference on Mixed Design of Integrated
Circuits and Systems. IEEE, 2007, pp. 47–60.
[7] L. Petti, N. Mu¨nzenrieder, C. Vogt, H. Faber, L. Bu¨the, G. Cantarella,
F. Bottacchi, T. D. Anthopoulos, and G. Tro¨ster, “Metal oxide semicon-
ductor thin-film transistors for flexible electronics,” 2016.
[8] L. Wang, Z. Ji, C. Lu, W. Wang, J. Guo, L. Li, D. Li, and M. Liu, “Com-
bining bottom-up and top-down segmentation: A way to realize high-
performance organic circuit,” Electron Device Letters, IEEE, vol. 36,
no. 7, pp. 684–686, 2015.
[9] K. H. Cherenack, A. Z. Kattamis, B. Hekmatshoar, J. C. Sturm, and
S. Wagner, “Amorphous-silicon thin-film transistors fabricated at 300 c
on a free-standing foil substrate of clear plastic,” IEEE Electron Device
Letters, vol. 28, no. 11, pp. 1004–1006, 2007.
[10] C. Perumal, K. Ishida, R. Shabanpour, B. K. Boroujeni, L. Petti, N. S.
Munzenrieder, G. A. Salvatore, C. Carta, G. Troster, and F. Ellinger, “A
compact a-igzo tft model based on mosfet spice template for analog/rf
circuit designs,” Electron Device Letters, IEEE, vol. 34, no. 11, pp.
1391–1393, 2013.
[11] N. Mu¨nzenrieder, K. H. Cherenack, and G. Tro¨ster, “The effects of
mechanical bending and illumination on the performance of flexible igzo
tfts,” Electron Devices, IEEE Transactions on, vol. 58, no. 7, pp. 2041–
2048, 2011.
[12] G. Cantarella, N. Mu¨nzenrieder, L. Petti, C. Vogt, L. Bu¨the, G. Salvatore,
A. Daus, and G. Tro¨ster, “Flexible in–ga–zn–o thin-film transistors on
elastomeric substrate bent to 2.3% strain,” IEEE Electron Device Letters,
vol. 36, no. 8, pp. 781–783, 2015.
[13] H. Gleskova, S. Wagner, and Z. Suo, “a-si: H thin film transistors after
very high strain,” Journal of Non-Crystalline Solids, vol. 266, pp. 1320–
1324, 2000.
